10/787,327

AMENDMENTS TO THE CLAIMS

1. (Currently Amended) A memory device having single event upset resistant circuitry, comprising:

a first inverter having a first input node and a first output node;

a second inverter having a second input node and a second output node;

a first transistor having a first source/drain contact coupled to the first input node and a second source/drain contact coupled to the second output node; and

a second transistor having a third source/drain contact coupled to the second input node and a fourth source/drain contact coupled to the first output node,

wherein each of the first and second transistors is programmable to provide low and high resistances a low resistance less than 1000 ohms and a high resistance of more than 100,000 ohms, and

wherein each of the first and second transistors has a gate coupled to a gate bias voltage source, the gate bias voltage source putting the first and second transistors into a partially conductive state to provide the high output resistances,

wherein the first and second transistors each have floating bodies, and
wherein the first transistor and the second transistor each have a body contact
coupled to a body bias source voltage.

- 2. (Cancelled)
- 3. (Original) The memory device of Claim 1, wherein the first and second transistors are PMOS transistors.
- 4. (Original) The memory device of Claim 1, wherein the memory device comprises a configuration memory cell of a programmable logic device.